

ZAS BLOCK DIAGRAM

PCB STACK UP

LAYER 1 : TOP

LAYER 2 : GND1

LAYER 3 : IN1


LAYER 4 : SVCC


LAYER 5 : IN2


LAYER 6 : IN3

LAYER 7 : GND2

LAYER 8 : BOT







A0-DIMM

A1-ON BOARD

A0-DIMM



A0-DIMM
A1-ON BOARD


A0-DIMM

A1-ON BOARD

A0-DIMM

A1-ON BOARD





BOARD ID

+3V S5

R431 TPM@10K 1% 4 BOARD ID0 R430 NTPM@10K 1% 4

R425 NTP C@10K 1% 4 BOARD ID1 TYP C@10K 1% 4

R429 NCS@10K 1% 4 BOARD ID2 GS@10K 1% 4

R427 EV@10K 1% 4 BOARD ID3 UMA@10K 1% 4

R437 SP@10K 1% 4 BOARD ID4 SP@10K 1% 4

R426 SP@10K 1% 4 BOARD ID5 SP@10K 1% 4

R4501 SP@10K 1% 4 BOARD ID6 SP@10K 1% 4

VDD_18

R635 SSDS@10K 1% 4 BOARD ID7 R637 SSDP@10K 1% 4

R636 SP@10K 1% 4 BOARD ID8 R638 SP@10K 1% 4

R639 SP@10K 1% 4 BOARD ID9 R640 SP@10K 1% 4

GPIO	High	Low
BOARD_ID0	dTPM	iTPM
BOARD_ID1	non-Type C	Type C
BOARD_ID2	non-G sensor	G sensor
BOARD_ID3	GPU	UMA
BOARD_ID4	Memory ID	Memory ID
BOARD_ID5	Memory ID	Memory ID
BOARD_ID6	Memory ID	Memory ID
BOARD_ID7	SATA SSD	PCIe SSD
BOARD_ID8	Reserve	Reserve
BOARD_ID9	Reserve	Reserve

Reserve:Default PD

Test mode setting (Follow AMD's suggestion)

+3V S5


NC, no install by default


R387 APU_TEST0 R408 15K 1% 4

R386 APU_TEST1 R407 15K 1% 4


R25 APU_TEST2 R29 15K 1% 4

TEST2	TEST1	TEST0	Description
0	0	0	FCH TAP accessible from APU when TAPEN is asserted FCH JTAG pins are overloaded for multiple functions, in this configuration the FCH JTAG are used as non-JTAG pins
0	0	1	Reserved
0	1	X	Reserved
1	TMS	0	FCH JTAG multi-function pins are configured as JTAG pins, in this configuration the FCH TAP can be accessed from FCH JTAG pins
1	TMS	1	Use on ATE only Yuba JTAG enabled





STRAPS PINS



	LPC_CLK0	LPC_CLK1	LFRAME#	RTC_CLK	GEVENT2# (AGPIO3)	SYS_RST#	AGPIO11(BLINK)
					CZ-L	TYP13	
PU	BOOT Fail Timer ENABLE	Use 48MHz crystal clock and generate both internal and external clocks	SPI ROM	Coin battery is on board.	1.8V SPI ROM	Enhanced Reset logic (for quicker S5 resume)	normal reset mode
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT
PD	BOOT Fail Timer DISABLE	Use 100MHz PCIe clock as reference clock and generate internal clocks only	LPC ROM	Coin battery isn't on board.	3.3V SPI ROM	Default to traditional reset logic	short reset mode
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT






CRB:22u*9, 1u*2, 180p*X1
CL: 22u*9, 1u*3,

CRB:22u*7, 1u*1, 180p*X1
CL: 22u*7, 1u*2

CRB:22u*1, 1u*4
CL: 10u*1, 1u*2, 1n*2

CRB:22u*1, 1u*3
CL: 10u*1, 1u*1, 1n*1


CRB:22u*2, 1u*8, 180p*1
CL: 22u*5, 10u*2, 1n*4



RTC (RTC)
Charge function

1220 charge function
ZHP RTC BATTERY
AHL03001031
AHL03001057


ZHP RTC connector
DFHS02FS032
DFHS02FS083




Address A0


A

111
112




○ B202







LCD (LDS)




LCD Power (LDS)







Backlight Control (LDS)




Lid Switch (HSR)





HDMI(HDM)




HDMI DDC (HDM)



HDMI-detect (HDM)



```
25MHz 2016 size
BG625000181 TXC
BG625000185 Murata
BG625000182 NDK
BG625000000 HOSONIC
```




Place 0.1 μ F close to each pin 11, 32, 33

+LVCC

40 mils (Iout=1A)


C181 0.1 μ 16V_4 C229 0.1 μ 16V_4 C189 0.1 μ 16V_4






13



TAI - SOL





RJ45 Connector





Share Pin

SP1	SD D1	
SP2	SD D0	MS D1
SP3	SD CLK	MS D0
SP4	SD CMD	MS D2
SP5	SD D3	MS D3
SP6	SD D2	MS CLK
SP7	SD WP	MS BS
SP8	SD CD#	
SP9		MS INS#




Card pin69 = Ground (SATA card)






Leakage circuit



SATA Re-driver (HDD)




EQ2 H - 14dB X - 0dB L - 7dB	DE1 H - -2dB X - -4dB L - 0dB
EQ1 H - 14dB X - 0dB L - 7dB	DE2 H - -2dB X - -4dB L - 0dB
DEW1 H - Long Duration X - NC (Long) L - Short Duration	DEW2 H - Long Duration X - NC (Long) L - Short Duration
SW7 - EN H - Enabled L - Standby Mode	

18


2.5" SATA HDD (HDD)

Cable type connector




Quanta Computer Inc.
PROJECT : ZAS

Size	Document Number	Rev
	HDD/REDRIVER	1A
Date:	Friday, March 24, 2017	Sheet 18 of 35




TPM (TPM)




DECOUPLING CAPACITORS
NOTE:
Place 0.1 uF capacitors as close as possible to the device power pins.

USB Type C (UTC)




Type-C CC

Vendor suggest input cap 120u




CHG	CHG_HI	CC Capability Broadcast	Current Limit	Load Detect Threshold
0	0	STD	1.67 A	NA
0	1	STD	1.67 A	NA
1	0	1.5 A	1.67 A	NA
1	1	3.0 A	3.34 A	1.77 A

TPS25810 Port	TPS25810 Response							
	CC1	CC2	OUT	VCONN On CC1 or CC2	POLb	UFPb	AUDIOb	DEBUGb
Nothing Attached	OPEN	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
UFP Connected	Rd	OPEN	IN1	NO	Hi-Z	LOW	Hi-Z	Hi-Z
UFP Connected	OPEN	Rd	IN1	NO	LOW	LOW	Hi-Z	Hi-Z
Powered Cable/No UFP Connected	OPEN	Ra	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Powered Cable/No UFP Connected	Ra	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Powered Cable/UFP Connected	Rd	Ra	IN1	CC2	Hi-Z	LOW	Hi-Z	Hi-Z
Powered Cable/UFP Connected	Ra	Rd	IN1	CC1	LOW	LOW	Hi-Z	Hi-Z
Debug Accessory Connected	Rd	Rd	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	LOW
Audio Adapter Accessory Connected	Ra	Ra	OPEN	NO	Hi-Z	Hi-Z	LOW	Hi-Z





USB2.0 ESD

Close to connector




Type C1_HSIO_ESD



21

[illegible]

A large rectangular box with a dashed border, intended for a drawing.



Enable: Low Active /2.5A
GMT:AL000524007
EMS:AL0005203001
BCD:AL0002822000

Pinout diagram for the CN16 connector (196332-34041-3). The diagram shows the following connections:

- Pin 1: +USBPWR2
- Pin 2: +3VPG1
- Pin 3: +WPRED#
- Pin 4: S1SLED#
- Pin 5: +BATTLED#
- Pin 6: BATTLED#1
- Pin 7: (Empty)
- Pin 8: (Empty)
- Pin 9: (Empty)
- Pin 10: (Empty)
- Pin 11: (Empty)
- Pin 12: (Empty)
- Pin 13: (Empty)
- Pin 14: USB1
- Pin 15: USB1#
- Pin 16: (Empty)
- Pin 17: (Empty)
- Pin 18: (Empty)
- Pin 19: (Empty)
- Pin 20: (Empty)
- Pin 21: (Empty)
- Pin 22: HP_JD#
- Pin 23: (Empty)
- Pin 24: (Empty)
- Pin 25: (Empty)
- Pin 26: (Empty)
- Pin 27: (Empty)
- Pin 28: (Empty)
- Pin 29: (Empty)
- Pin 30: (Empty)
- Pin 31: HP-L3
- Pin 32: (Empty)
- Pin 33: (Empty)
- Pin 34: (Empty)


Additional connections shown:

- +USBPWR2
- +3VPG1
- +WPRED#
- S1SLED#
- +BATTLED#
- BATTLED#1
- USB1
- USB1#
- USB0
- USB0#
- HP_JD#
- SLEEVE_R
- RING2_R
- HP-L3
- HP-R3
- ADOGND




Size	Document Number USB3/USB2 DB	Rev 1A
Date:	Friday, March 24, 2017	Sheet 21 of 35

TOUCH PAD(TPD)




HOLE(OTH)



Quanta Computer Inc.
PROJECT : ZAS

Size	Document Number	Rev
	Touch Pad/HOLE	1A
Date:	Friday, March 24, 2017	Sheet 22 of 35

[illegible]

[24] KB_BL_LED

20mil

20mil

Q18
KBL@DDTC144EUA-7-F

Q17
KBL@PJA3413

R363
KBL@10K_1%


C317
*KBL@2.2u/16V_6

C328
KBL@4.7u/6.3V_4



C329
KBL@0.01u/50V_4

R366
*shortKBL@0_5%_4


CN18
KBL@50591-00401-001

[illegible]


Stich cap




SPI NOR FLASH(128KB) (KBC)




HWPG(KBC)




Power sequence



Battery B/I SW (FSW)





$R_{ds(on)} = 14.5 \text{ m}\Omega$

OCP:14A
L(ripple current)

$$= (9 \cdot 3.3) \cdot 3.3 / (2 \cdot 2 \cdot 0.355 \text{M} \cdot 9)$$

$$\sim 2.676 \text{A}$$


$$\text{I}_{\text{ocp}} = 14 - (2.676 / 2) = 13.162 \text{A}$$




$$\text{V}_{\text{th}} = (12.662 \text{A} \cdot 14.5 \text{m}\Omega) + 1 \text{mV}$$


$$= 184.599 \text{mV}$$


$$\text{R}(\text{Ilim}) = (184.599 \text{mV} \cdot 8) / 10 \mu\text{A}$$


$$= 147.68 \text{K}$$





 +5V_S5 [7,20,21,28,29,32,33]
 
 +3V_S5 [5,6,7,13,19,20,22,24,28,32]
 +5V [12,14,15,18,23,31]
 
 +3V [4,5,6,7,9,11,12,13,14,15,16,17,18,19,22,23,24,27,28,29,31]













+2.5VSUS Power Rail For DDR4






Vset1	874.6mV
Delta Vset1	1149mV
Vtsen	1.02V
Vtsen_NB	223mV






Need fine tune
for thermal protect point
Note placement position
TEMP=80'C

For Type 1 & 3




 Quanta Computer Inc.		
PROJECT : ZAS		
Size	Document Number	Rev
	VDDCR_FCH_ALW	1A
Date:	Friday, March 24, 2017	Sheet 32 of 35


+5V_S5 [7,20,21,26,28,29,32]
+12V_Panel [11]


Panel Spec (TFT-LCD 14")
VLED : 6V~21V (Typ:12.5V)
Power Consumption : 3W (MAX)


+12V_Panel
12.5 Volt +/- 5%
PEAK : 0.35A
Width : 20mil



BL Discharge Circuit



 Quanta Computer Inc.			
PROJECT :			
LED Panel (TPS61087)			
Size	Document Number	Date	Rev
		Friday, March 24, 2017	1A
Sheet		33	of 35



MODEL	REV	Change List	Model	ZAS M/B	
			Page	From	To
ZAS M/B	A	First Release	1		
			2		
			3		
			4		
			5		
			6		
			7		
			8		
			9		
			10		
			11		
			12		
			13		
			14		
			15		
			16		
			17		
			18		
			19		
			20		
			21		
			22		
			23		
			24		
			25		
			26		
			27		
			28		
			29		
			30		
			31		
			32		
			33		
			34		
			35		
			36		
			37		
			38		
			39		
			40		
			41		

Quanta Confidential